FIG 1 10 20 clk, S1...Sn Driving Circuit Receiving Circuit a a: b: clk clk S1 S1 S2 S2 Sn Sn

ţ











